



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

W.D.

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,894	08/11/2004	Kuen-Suey Hou	MTKP0123USA	4893
27765 7590 02/20/2007 NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION P.O. BOX 506 MERRIFIELD, VA 22116			EXAMINER ALMO, KHAREEM E	
			ART UNIT	PAPER NUMBER
			2816	
SHORTENED STATUTORY PERIOD OF RESPONSE		NOTIFICATION DATE	DELIVERY MODE	
3 MONTHS		02/20/2007	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Notice of this Office communication was sent electronically on the above-indicated "Notification Date" and has a shortened statutory period for reply of 3 MONTHS from 02/20/2007.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu@naipo.com

DETAILED ACTION

1. The amendment filed 11/23/2006 has been received and entered in the case.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-20 rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No.6,147,530, issued to Nogawa.

As per claim 1, Nogawa discloses a phase locked loop PLL (figure 2) generating a phase locked signal (the OF signal) and adjusting a frequency of the phase locked signal according to an incoming signal (this is the function of any PLL, the incoming signal is the ID signal), the PLL comprising:

an oscillator (VCO 5) for generating the phased locked signal (the OF signal);

and

a frequency detection module (frequency comparator 2) electrically coupled to the oscillator (the frequency comparator 2 is coupled to the VCO 5 through the divider 6) for detecting two regular patterns in the incoming signal (figure 6 is the detailed of the frequency comparator, figure 7 explains the operation, the two regular patterns are sync

patterns of the EFM modulation signal, column 12, lines 48-65 and the clock signal (since the clock signal is based on the incoming signal)), calculating a number of periods of the phase locked signal corresponding to a distance between the two regular patterns (column 14, lines 31-41), and controlling the oscillator to adjust the frequency of the phase locked loop signal according to the number of periods (the frequency comparator 2 outputs FCUP and FCDN signals to control the VCO 5, column 15, lines 1-29).

As per claim 2, Nogawa further discloses the frequency detection module comprises:

- a pattern detector (frame generating counter 25) for detecting the two regular patterns (the sync patterns of the EFM modulation signal, column 12, lines 48- and the clock signal (since the clock signal is based on the incoming signal)see column 18 lines 60 -63) in the incoming signal;

- a counter (counter 212 and peak and bottom hold units 22 and 23) electrically coupled to the pattern detector for calculating the number of periods of the phase locked signal corresponding to the distance between the two regular patterns; and

- a comparator (frequency error output unit 24) electrically coupled to the counter for comparing the number of periods with a predetermined value (SYNC pattern SY, column 15, lines 11 and 27) to generate A control signal (FCUP and FCDD, and using the control signal to control the oscillator to adjust the frequency of the phase locked signal.

As per claim 3, the recited limitation is described in column 15, lines 1-29.

As per claim 4, the recited control interface reads on the charge pump circuit 8 shown in figure 2 which provides the signal FVP for controlling the frequency of the OF signal.

As per claim 5, the recited limitations are described in column 12, line 48, and lines 60-64.

As per amended claim 6, Nogawa's discloses the invention with a current controlled oscillator. (See column 16 lines 21-27).

As per claim 7, this claim is merely method to operate the PLL having the structure noted in claim 1. Since Nogawa teaches the circuit, the method to operate is inherently disclosed.

As per claims 8-10, these claims are rejected for the same reasons noted in claims 2-3 and 5, respectively.

With respect to claims 12-13, the sampling interval would determines if frames the periods are calculated based on adjacent or non-adjacent frames. Since the sampling interval can be adjusted these claims are inherent in the operation of the circuit.

With respect to claim 14, the examiner contends all oscillators are numerically controlled because broadly interpreted the controlling of an oscillator is based on a quantitative values. Numbers are simply the representation of the quantity. Therefore an oscillator being controlled numerically is inherent.

Allowable Subject Matter

4. Claim 11 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

With regard to claim 11, the prior art of record fails to suggest or disclose a Phase Locked Loop comprising a frequency detector in combination with a multiplexor with the functionality as recited in the claim.

Response to Arguments

5. Applicant's arguments filed 11/23/2006 have been fully considered but they are not persuasive.

With regard to the applicant's argument that "Nogawa does not teach a frequency detection module for "calculating a number of periods of the phase locked signal corresponding to a distance between the two regular patterns", the examiner disagrees. Page 6 of Examiners action second paragraph clearly states that the clock signal is a regular and the sync signal is a second regular pattern. The two regular patterns are the clock and the sync signal. The applicant's argues against the two regular patterns being a sync pattern and a sync pattern. Therefore the arguments put for by the applicant are moot in regard to the Examiner's interpretation of the sync patterns.

With regard to applicant's arguments that Nogawa does not teach a pattern detector for detecting two regular patterns, the examiner points out that again (since

the clock signal is based on the incoming signal) that the pattern detector 25 detects the pattern of the two regular patterns. The regular patterns are the sync pattern and the clock signal pattern.

With regard to applicant's assertion that Nogawa does not teach, "a counter electrically coupled to the pattern detector for calculating the number of periods of the phase locked signal corresponding to the distance between the two regular patterns", the examiner disagrees. Again the applicant's arguments are based on the regular patterns being two sync patterns and not the sync and the clock signal. This argument is therefore moot in view of the interpretation given by the examiner.

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khareem E. Almo whose telephone number is (571) 272-5524. The examiner can normally be reached on Mon-Fri (8:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


KEA
2/6/2007


Quan Tra
Primary Examiner